

South Peak 15" MLK Schematics

Alder Lake-P

2021-05-19

REV: SB

DY : None Installed
UMA: UMA only installed
OPS: DISCRETE OPTIMUS installed

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

SouthPeak15 MLK


Rev
SB

Date: Friday, May 21, 2021

Sheet 1 of 106

South Peak 15" MLK Block Diagram

«Core Design



Main Func = CPU

https://vinafix.com

[24,39] THERMTRIP_CPU_N << >>—
[22,44,72] PROCHOT_PD_R_N << >>—
[22,24,46] PROCHOT_CPU_N << >>—

[24] PECI_CPU << >>—
[15,99] DBG_PMODE << >>—

[99] CPU_EAR >> >>—
[99] CPU_JTAG_TRST_N >> >>—
[99] CPU_JTAG_TMS >> >>—
[99] CPU_JTAG_TDO >> >>—
[99] CPU_JTAG_TDI >> >>—
[99] CPU_JTAG_TCK >> >>—
[99] CPU_JTAG_FREQ_N >> >>—
[99] CPU_JTAG_PRDY_N >> >>—
[99] PCH_JTAG_TCK >> >>—


[91] TPM_PIRQ_N <<< <—
[56] ISH_P_SENSOR_INT_1P8_N >> >>—

[24,65] PCH_TOUCHPAD_INTR_N >> >>—
[24,27] SPKR <<< <—

[24] NB_MODE_N >> >>—
[24] LID_CL_NB_R_N <<< <—

[15] GPP_F7 >> >>—
[15] GPP_F10 >> >>—

[15] GPP_H0 >> >>—
[15] GPP_H1 >> >>—
[15] GPP_H2 >> >>—



Main Func = CPU

https://vinafix.com

eDP

[55] eDP_TX_CPU_N3 <<< <<<
[55] eDP_TX_CPU_P3 <<< <<<
[55] eDP_TX_CPU_N2 <<< <<<
[55] eDP_TX_CPU_P2 <<< <<<
[55] eDP_TX_CPU_N1 <<< <<<
[55] eDP_TX_CPU_P1 <<< <<<
[55] eDP_TX_CPU_N0 <<< <<<
[55] eDP_TX_CPU_P0 <<< <<<
[55] eDP_AUX_CPU_N <<< <<<
[55] eDP_AUX_CPU_P <<< <<<
[55] EDP_HPD <<< <<<
[55] eDP_VDDEN_CPU <<< <<<
[55] eDP_BLEN_CPU <<< <<<
[55] eDP_BLCtrl_CPU <<< <<<

DP to MUX

[57] DP_DDI_TX_P3 <<< <<<
[57] DP_DDI_TX_N3 <<< <<<
[57] DP_DDI_TX_P2 <<< <<<
[57] DP_DDI_TX_N2 <<< <<<
[57] DP_DDI_TX_P1 <<< <<<
[57] DP_DDI_TX_N1 <<< <<<
[57] DP_DDI_TX_P0 <<< <<<
[57] DP_DDI_TX_N0 <<< <<<
[57] DP_HPD_CPU >>> >>>
[57] CPU_DPB_CTRL_CLK <<< <<<
[57] CPU_DPB_CTRL_DATA <<< <<<

USB-C Port1

[71] USB1_TCSS_TX_N0 <<< <<<
[71] USB1_TCSS_TX_P0 <<< <<<
[71] USB1_TCSS_TX_N1 <<< <<<
[71] USB1_TCSS_TX_P1 <<< <<<
[71] USB1_TCSS_RX_N0 <<< <<<
[71] USB1_TCSS_RX_P0 <<< <<<
[71] USB1_TCSS_RX_N1 <<< <<<
[71] USB1_TCSS_RX_P1 <<< <<<
[71] USB1_TCSS_AUX_N <<< <<<
[71] USB1_TCSS_AUX_P <<< <<<

USB-C Port2

[71] USB2_TCSS_TX_N0 <<< <<<
[71] USB2_TCSS_TX_P0 <<< <<<
[71] USB2_TCSS_TX_N1 <<< <<<
[71] USB2_TCSS_TX_P1 <<< <<<
[71] USB2_TCSS_RX_N0 <<< <<<
[71] USB2_TCSS_RX_P0 <<< <<<
[71] USB2_TCSS_RX_N1 <<< <<<
[71] USB2_TCSS_RX_P1 <<< <<<
[71] USB2_TCSS_AUX_N <<< <<<
[71] USB2_TCSS_AUX_P <<< <<<




[71] TBT_0_LSX_TX <<< <<<
[15,71] TBT_0_LSX_RX <<< <<<
[71] TBT_1_LSX_TX <<< <<<
[15,71] TBT_1_LSX_RX <<< <<<

others

[65] KB_DET_N >>> >>>
[40] 3.3V_CAM_EN_N <<< <<<
[35] USB_OC1_N >>> >>>
[33] HOST_SD_WP_N >>> >>>
[62] WWAN_FULL_PWR_EN_R <<< <<<
[20,24] ISH_TABLE_MODE_N <<< <<<

HDMI 2.0

TBT



CPU1A

1 OF 22

eDP_TX_CPU_P3 W3
eDP_TX_CPU_N3 AA3
eDP_TX_CPU_P2 AA1
eDP_TX_CPU_N2 AB1
eDP_TX_CPU_P1 AB3
eDP_TX_CPU_N1 AD3
eDP_TX_CPU_P0 AF1
eDP_TX_CPU_N0 AD1
eDP_AUX_CPU_P AF3
eDP_AUX_CPU_N AG3

DDIA_TXP_3
DDIA_TXN_3
DDIA_TXP_2
DDIA_TXN_2
DDIA_TXP_1
DDIA_TXN_1
DDIA_TXP_0
DDIA_TXN_0

DDIA_AUXP
DDIA_AUXN

ER23
ET23

GPP_E22/DDPA_CTRLCLK/DNX_FORCE_RELOAD
GPP_E23/DDPA_CTRLDATA

EV25

GPP_E14/DDSP_HPDA/DISP_MISC_A

DP_DDI_TX_P3 AP6
DP_DDI_TX_N3 AP8
DP_DDI_TX_P0 AM6
DP_DDI_TX_N0 AM8
DP_DDI_TX_P1 AK6
DP_DDI_TX_N1 AK8
DP_DDI_TX_P2 AH6
DP_DDI_TX_N2 AH8

DDIB_TXP_3
DDIB_TXN_3
DDIB_TXP_2
DDIB_TXN_2
DDIB_TXP_1
DDIB_TXN_1
DDIB_TXP_0
DDIB_TXN_0

DDIB_AUXP
DDIB_AUXN

EK46
EL46

GPP_H15/DDPB_CTRLCLK/PCIE_LINK_DOWN
GPP_H17/DDPB_CTRLDATA

EB47

GPP_A18/DDSP_HPDB/DISP_MISC8

DV54
DV52

GPP_A21/DDPC_CTRLCLK
GPP_A22/DDPC_CTRLDATA

ER26
ET26

GPP_E18/DDP1_CTRLCLK/TBT_LSX0_TXD/BSSB_LS0_RX
GPP_E19/DDP1_CTRLCLK/TBT_LSX0_RXD/BSSB_LS0_TX

EL26
EN26

GPP_E20/DDP2_CTRLCLK/TBT_LSX1_TXD/BSSB_LS1_RX
GPP_E21/DDP2_CTRLCLK/TBT_LSX1_RXD/BSSB_LS1_TX

FC37
EV37

GPP_D9/ISH_SPI_CS#/DDP3_CTRLCLK/TBT_LSX2_TXD/BSSB_LS2_RX/GSPI2_CS0#
GPP_D10/ISH_SPI_CLK/DDP3_CTRLCLK/TBT_LSX2_RXD/BSSB_LS2_TX/GSPI2_CLK

EV37
FA37

GPP_D11/ISH_SPI_MISO/DDP4_CTRLCLK/TBT_LSX3_TXD/BSSB_LS3_RX/GSPI2_MISO
GPP_D12/ISH_SPI_MOSI/DDP4_CTRLCLK/TBT_LSX3_RXD/BSSB_LS3_TX/GSPI2_MOSI

DY54
EB49

GPP_A17/DISP_MISC0
GPP_A19/DDSP_HPDA1/DISP_MISC1
GPP_A20/DDSP_HPDA2/DISP_MISC2

DY47
DY49

GPP_A14/USB_OC1#/DDSP_HPDA3/DISP_MISC3
GPP_A15/USB_OC2#/DDSP_HPDA4/DISP_MISC4

ET21
EN21
EL21

VDDEN
EDP_BKLTEN
EDP_BKLTCTL

ALDER-LAKE-P-1-GP-U1
ZZ.PAD00.1C1

TCP0_TXRX_P1 BE8
TCP0_TXRX_N1 BE6
TCP0_TXRX_P0 BG8
TCP0_TXRX_N0 BG6
TCP0_TXRX_P1 AY3
TCP0_TXRX_N1 BB3
TCP0_TXRX_P0 BD3
TCP0_TXRX_N0 BE3
TCP0_TXRX_P1 BB1
TCP0_TXRX_N1 BD1

USB1_TCSS_RX_P1
USB1_TCSS_RX_N1
USB1_TCSS_RX_P0
USB1_TCSS_RX_N0
USB1_TCSS_TX_P1
USB1_TCSS_TX_N1
USB1_TCSS_TX_P0
USB1_TCSS_TX_N0
USB1_TCSS_AUX_P
USB1_TCSS_AUX_N

TBT

TCP1_TXRX_P1 AV8
TCP1_TXRX_N1 AV6
TCP1_TXRX_P0 AV8
TCP1_TXRX_N0 AV6
TCP1_TXRX_P1 AP3
TCP1_TXRX_N1 AP3
TCP1_TXRX_P0 AU3
TCP1_TXRX_N0 AU3
TCP1_TXRX_P1 AU1
TCP1_TXRX_N1 AU1

USB2_TCSS_RX_P1
USB2_TCSS_RX_N1
USB2_TCSS_RX_P0
USB2_TCSS_RX_N0
USB2_TCSS_TX_P1
USB2_TCSS_TX_N1
USB2_TCSS_TX_P0
USB2_TCSS_TX_N0
USB2_TCSS_AUX_P
USB2_TCSS_AUX_N

TBT2

TCP2_TXRX_P1 BN8
TCP2_TXRX_N1 BN6
TCP2_TXRX_P0 BL8
TCP2_TXRX_N0 BL6
TCP2_TXRX_P1 BK3
TCP2_TXRX_N1 BK3
TCP2_TXRX_P0 BH3
TCP2_TXRX_N0 BH1
TCP2_TXRX_P1 BK1
TCP2_TXRX_N1 BK1

USB2_TCSS_RX_P1
USB2_TCSS_RX_N1
USB2_TCSS_RX_P0
USB2_TCSS_RX_N0
USB2_TCSS_TX_P1
USB2_TCSS_TX_N1
USB2_TCSS_TX_P0
USB2_TCSS_TX_N0
USB2_TCSS_AUX_P
USB2_TCSS_AUX_N

TCP3_TXRX_P1 BW8
TCP3_TXRX_N1 BW6
TCP3_TXRX_P0 BU8
TCP3_TXRX_N0 BU6
TCP3_TXRX_P1 BV3
TCP3_TXRX_N1 BV3
TCP3_TXRX_P0 BR1
TCP3_TXRX_N0 BR1
TCP3_TXRX_P1 BU1
TCP3_TXRX_N1 BU1


USB2_TCSS_RX_P1
USB2_TCSS_RX_N1
USB2_TCSS_RX_P0
USB2_TCSS_RX_N0
USB2_TCSS_TX_P1
USB2_TCSS_TX_N1
USB2_TCSS_TX_P0
USB2_TCSS_TX_N0
USB2_TCSS_AUX_P
USB2_TCSS_AUX_N

VSS_589
TCP_RCOMP
DISP_UTILS_2
DDIA_RCOMP
DDIB_RCOMP
DISP_UTILS_1

TCSS_RCOMP
eDP_RCOMP
DP2_RCOMP



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size

A3

Document Number



SouthPeak15 MLK

Rev


SB

Date: Friday, May 21, 2021

Sheet 4 of 106




<https://vinafix.com>



CFG	Description	Termination	Resistor
EAR	Stall CPU reset sequence until de-asserted: - 1 = (Default) Normal Operation; No stall. - 0 = Stall	Pull -Up to VCC1P05_PROC	1K ohm
CFG[0]	RSVD	None	
CFG[1]	RSVD	None	
CFG[2]	PCI Express* Static X8 (PEG 10/11) Lane Numbering Reversal • 1: Normal Operation • 0: Lane Numbers reversed	Pull -Up to VCC_CFG_PU_OUT / Pull-down- Platform design dependent	1K ohm
CFG[3]	RSVD	None	
CFG[4]	RSVD	None	
CFG[5]	RSVD	None	
CFG[6]	RSVD	NONE	
CFG[8:7]	RSVD	None	
CFG[10:9]	RSVD	Pull -Up to VCC_CFG_PU_OUT ¹	1K Ohms
CFG[13:11]	RSVD	None	
CFG[14]	PEG60 /PEG 62 Lane Reversal: • - 1 - (Default) Normal • - 0 - Reversed	Pull -Up to VCC_CFG_PU_OUT / Pull-down- Platform design dependent	1K ohm
CFG[17:15]	RSVD	None	

Note: 1.To ensure reliable boot across HVM.





DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title			
CPU (CFG/IST)			
Size	Document Number	Rev	
A3	SouthPeak15 MLK		SB
Date:	Friday, May 21, 2021	Sheet	6 of 106

<https://vinafix.com>

[46] VSSGT_SENSE <<<—



Layout Note:

1. Place close to CPU within 2"
2. VCC_SENSE/ VSS_SENSE
impedance=50 ohm
3. Length match<25mil

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (VCCGT/VCCIO/VDDQ/VCCSA)
-------	-------------------------------------


Size
A4

Document Number


SouthPeak15 MLKRev
SB









Date: Friday, May 21, 2021


Sheet 8 of 106



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RSVD)			
Size A4	Document Number SouthPeak15 MLK		Rev SB
Date: Friday, May 21, 2021		Sheet 9 of	106








Main Func = CPU

<https://vinafix.com>



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (Power Cap2)			
Size A4	Document Number SouthPeak15 MLK		Rev SB
Date: Friday, May 21, 2021		Sheet 11	of 106

—	⟨⟨	M_A_CLK_P0	[5]	
—	⟨⟨	M_A_CLK_N0	[5]	
—	⟨⟨	M_A_CLK_P1	[5]	
—	⟨⟨	M_A_CLK_N1	[5]	
—	⟨⟨	M_A_CKE0	[5]	
—	⟨⟨	M_A_CKE1	[5]	
—	⟨⟨	M_A_CS0_N	[5]	
—	⟨⟨	M_A_CS1_N	[5]	
—	⟨⟨	M_A_ODT0	[5]	
—	⟨⟨	M_A_ODT1	[5]	
—	⟨⟨	CPU_SMB_SDA_DOR	[13,18,98]	
—	⟨⟨	CPU_SMB_SCL_DOR	[13,18,98]	
—	⟨⟨	DDR4_DRAMSTN_M_A_ACT_N	[5,13]	
—	⟨⟨	M_A_PARITY	[5]	
—	⟨⟨	M_A_BA0	[5]	
—	⟨⟨	M_A_BA1	[5]	
—	⟨⟨	M_A_BG0	[5]	
—	⟨⟨	M_A_BG1	[5]	
—	⟨⟨	V_SM_VREF_CNTA	[5]	




Main Func = MEMORY



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title DDR (RSVD) (DDR4-CHA1)		
Size A4	Document Number SouthPeak15 MLK	Rev SB
Date: Friday, May 21, 2021		Sheet 14 of 106

[16,24,25,68,91] SPI_SI_CPU <<<-
[21,61] CNV_RGI_DT <<<-
[19] HDA_SDO <<<-
[22] 3D3V_GPPR_S5 >>>-
[3,99] DBG_PMODE <<<-
[21,61] CNV_BRI_DT <<<-
[6] NRB_BIT <<<-
[16] GPP_E6 <<<-
[18] GPP_B23 <<<-
[18] GPP_C5 <<<-
[18] GPP_C2 >>>-
[3] GPP_F7 <<<-
[3] GPP_F10 <<<-
[17] SPI_VCC_SEL >>>-
[3] GPP_H0 <<<-
[3] GPP_H1 <<<-
[3] GPP_H2 <<<-
[4,71] TBT_0_LS_X_RX <<<-
[4,71] TBT_1_LS_X_RX <<<-
[17] GPD7 <<<-
[16,24,25,68] SPI_HOLD_CPU <<<-
[16,24,25,68,99] SPI_WP_CPU <<<-

GPIO		GPP_B14/SPKR TOP SWAP OVERRIDE	SPI0_MOSI	GPP_E6 JTAG ODT Disable	GPP_F0 XTAL Freq Selection	SPI_IO_2 SPI_WP_CPU	GPP_R2 / HDA_SDO Flash Security Override	GPP_F2 / CNV_RGI_DT M2 CNV Mode Select
Schematic								
High	Enable	Reserved	JTAG ODT is enabled	24 MHz	Reserved	Enable Override	INTEGRATED CNV1 DISABLE	
Low	Disable	Reserved	JTAG ODT is disabled	38.4 MHz	Reserved	Disable Override	INTEGRATED CNV1 ENABLE	
GPIO		GPP_E19 TBT_LS_X0_VCC config	GPP_E21 TBT_LS_X1_VCC config	GPP_D10 DDP3 I2C / TBT_LS_X2 BBSB_LS2 pins VCC configuration	GPP_D12 DDP4 I2C / TBT_LS_X3 BBSB_LS3 pins VCC configuration	SPI_IO_3 SPI_HOLD_CPU	DBG_PMODE	GPP_B18 No Reboot
Schematic								
High	3.3V	3.3V	3.3V	3.3V	Reserved	Reserved	Reserved	Enable "No Reboot" mode
Low	1.8V	1.8V	1.8V	1.8V	Reserved	Reserved	Reserved	Disable
GPIO		GPD_7	GPP_C2/SMBALERT# TLS Confidentiality	GPP_B23/PCHHOT# CPUNSSC CLOCK FREQ	SPIVCCIOSEL	GPP_F7	GPP_F10	
Schematic								
High	Reserved	Enable	19.2MHz	1.8V	Reserved	Reserved		
Low	Reserved	Disable	38.4MHz	3.3V	Reserved	Reserved		
GPIO		GPP_C5 Boot Strap 0	GPP_H0/GPP_H0_BOOT_STRAP1 Boot Strap 1	GPP_H1/GPP_H1_BOOT_STRAP2 Boot Strap 2	GPP_H2/GPP_H2_BOOT_STRAP3 Boot Strap 3			
Schematic								
High	eSPI is disabled	eSPI is disabled	eSPI is disabled	eSPI is disabled				
Low	eSPI is enabled	eSPI is enabled	eSPI is enabled	eSPI is enabled				

This strap is used in conjunction with Boot Strap 1,2,3, (on GPP_H0, GPP_H1, GPP_H2 respectively).

4-bit boot strap configuration encodings:

- 0000 = Master Attached Flash Configuration (BIOS / CSME on SPI). eSPI is enabled
- 0010 = Master Attached Flash Configuration (BIOS / CSME on SPI). eSPI is disabled
- 0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI
- 1000 = Slave Attached Flash Configuration (BIOS / CSME on eSPI attached device).
- 1100 = BIOS on eSPI peripheral Channel; CSME on slave attached SPI.

Others: Reserved

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.

2. This signal is in the primary well.

This strap is used in conjunction with Boot Strap 1,2,3, (on GPP_H0, GPP_H1, GPP_H2 respectively).





4-bit boot strap configuration encodings:

- 0000 = Master Attached Flash Configuration (BIOS / CSME on SPI). eSPI is enabled
- 0010 = Master Attached Flash Configuration (BIOS / CSME on SPI). eSPI is disabled
- 0100 = BIOS on eSPI Peripheral Channel; CSME on master attached SPI
- 1000 = Slave Attached Flash Configuration (BIOS / CSME on eSPI attached device).
- 1100 = BIOS on eSPI peripheral Channel; CSME on slave attached SPI.

Others: Reserved

Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.

Main Func = PCH



#543016:
220 nF nominal capacitors are recommended for Gen 3.
100 nF nominal capacitors are recommended for Gen 2.

(#545659) The xHCI controller supports USB Debug port on all USB3.0 capable ports.

https://vinafix.com

M.2 SSD1

Put Caps to close GPU1

GPU1



ALDER LAKE P-1 GP-UT
ZZ.PAD00.1C1

WLAN

CARD

LAN


M.2 SSD2

USB3 Type A port1


USB4 Type A port2

WINDOS WWAN

UBUNTU WWAN



ALDER LAKE P-1 GP-UT
ZZ.PAD00.1C1



BT

FP

USH

WWAN



CAMERA

USB4 Type A port 2

USB3 Type A port 1

USB2 Type C port 2

USB1 Type C port 1



P SENSOR PWR SAVE RF IP6 10K92F-2-GP
EMGA doesn't support PWR SAVE function
Just reserve this pin

Layout Note:

- 1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Note: Must maintain low DC resistance routing (<0.1 ohm).
- 2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

SD_SUPPORT	
HIGH	SD support
LOW	SD no support


«Core Design»

DELL Wistron Corporation
21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsuehshui, Taipei 108, Taiwan, R.O.C.









File: CPU (PCIE/SATA/USB)








Size: A2 Document Number: SouthPeak15 MLK Rev: SB

Date: Friday, May 21, 2021 Sheet: 16 of 108




SSD
[63] SSD2_CLK_CPU_P <<<<
[63] SSD2_CLK_CPU_N <<<<
[63] SSD1_CLK_CPU_P <<<<
[63] SSD1_CLK_CPU_N <<<<
WLAN
[61] WLAN_CLK_CPU_P <<<<
[61] WLAN_CLK_CPU_N <<<<
[61] CL_CLK <<<<
[61] CL_RST_N <<<<
[61] CL_DATA <<<<
GFX
[76] GFX_CLK_CPU_P <<<<
[76] GFX_CLK_CPU_N <<<<
CARD
[33,38] CARD_CLK_CPU_P <<<<
[33] CARD_CLK_CPU_N <<<<
WWAN
[62] WWAN_CLK_CPU_P <<<<
[62] WWAN_CLK_CPU_N <<<<
[62] WWAN_BB_RST_IP8_N <<<<
[62] WWAN_GPD_WAKE_N <<<<
[62] WWAN_GPD_PERST_N <<<<
LAN
[97] LAN_CLK_CPU_P <<<<
[97] LAN_CLK_CPU_N <<<<
SPI
[15,24,25,68,91] SPI_SI_CPU <<<<
[24,25,68] SPI_CS_CPU_N0 <<<<
[15,24,25,68] SPI_HOLD_CPU <<<<
[15,24,25,68,91] SPI_WP_CPU <<<<
[24,25,68,91] SPI_SO_CPU <<<<
[24,25,68,91] SPI_CLK_CPU <<<<
[24,25,68] SPI_CS_CPU_N1 <<<<
[91] SPI_CS_CPU_N2 <<<<
ESPI
[24,68,98] ESPI_I00 <<<<
[24,68,98] ESPI_I01 <<<<
[24,68,98] ESPI_I02 <<<<
[24,68,98] ESPI_I03 <<<<
[24,68,98] ESPI_CS_N <<<<
[24,68,98] ESPI_RESET_N <<<<
[24,68,98] ESPI_CLK <<<<
[12,13,98] CPU_SMB_SCL_D0R <<<<
[12,13,98] CPU_SMB_SDA_D0R <<<<
[15] GPP_C2 >>>>
[33] MEDIACARD_IRQ_N <<<<
[55] TOUCH_SCREEN_INT_N <<<<
[25] RTC_DET_N >>>>
[15] GPP_E6 >>>>
[15] GPP_CS >>>>
[56] P_SENSOR_DET_IP8_N >>>>
[15] GPP_B23 >>>>
[38,68] RTC_RST_N <<<<
[24] RTCRST_ON >>>>
[38] SRTC_RST_N <<<<
[61] CNVI_EN_N <<<<
[56] SECURE_BIO <<<<
[98] ESPI_I00_IP8 <<<<
[98] ESPI_I01_IP8 <<<<
[98] ESPI_I02_IP8 <<<<
[98] ESPI_I03_IP8 <<<<
[98] MEM_SMBCLK <<<<
[98] MEM_SMBDATA <<<<
[71,97,98] SML0_SMBCLK <<<<
[71,97,98] SML0_SMBDATA <<<<
[72,98] SML1_SMBCLK <<<<
[72,98] SML1_SMBDATA <<<<
[55] TOUCH_SCREEN_DET_N >>>>
[55] LCD_CBL_DET_N >>>>
[57] HDMI_PD_R_N <<<<
[55] R_CAM_DET_N >>>>
[55] TOUCH_SCREEN_RST_N <<<<
[40] PCH_TOUCH_SCREEN_EN <<<<
[55] TOUCH_SCREEN_PD_N <<<<
[98] ESPI_CS_IP8_N <<<<
[98] CAM_MIC_CBL_DET_N >>>>










20210225
Follow PDG 1.0



















<Core Design>





DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (EMMC/CNVi)**

Size: A4 Document Number: **SouthPeak15 MLK** Rev: **SB**

Date: Friday, May 21, 2021 Sheet 21 of 106







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

A3

Document Number

SouthPeak15 MLK


Rev

SB

Date: Friday, May 21, 2021


Sheet 23 of 106

Main Func = EC




SYSTEM SPI ROM


<https://vinafix.com>



SPI tampering




X09 design DS3_Non-DS3 with RTC power gating




Main Func = Thermal / FAN


- [24] REM_DIODE1_P
- [24] REM_DIODE1_N
- [24] REM_DIODE2_P
- [24] REM_DIODE2_N
- [24] REM_DIODE4_P
- [24] REM_DIODE4_N
- [24] PWM_FAN1
- [24] TACH_FAN1



Layout Note: Place to CPU PWR Layout Note: Close to EC
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.





Layout Note: Place to SSD2 Layout Note: Close to CPU Layout Note: Close to EC
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



Layout Note: Place to GPU Layout Note: Place to DM
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

Description	Functionality
Q2601 (TOP)	GPU
Q2602 (BOT)	CPU
Q2603 (BOT)	SSD2
Q2604 (TOP)	CPU PWR
Q2605 (BOT)	Amb .



Signal Routing Guideline:
Trace width = 15mil
TACH_FAN1_Q 1
PWM_FAN1_Q 1

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **INT IO (Thermal/Fan)**



Size: A4 Document Number: **SouthPeak15 MLK** Rev: **SB**

Date: Friday, May 21, 2021 Sheet 26 of 106





[29]	AUD_SPK_L_1	<<<
[28]	AUD_SPK_L_0	<<<
[27]	AUD_SPK_R_1	<<<
[26]	AUD_SPK_R_0	<<<
[25]	AUD_HPUD_N	>>>
[24]	NB_MUTE_N	>>>
<hr/>		
[23]	DMIC_SDA_CODEC	<<<
[22]	DMIC_SCL_CODEC	<<<
<hr/>		
[21]	SPKR	>>>
[20]	BEEP	>>>
[19]	AUD_RING	>>>
[18]	AUD_SLEEVE	>>>
<hr/>		
[17]	L1NE1_R	>>>
[16]	L1NE1_L	>>>
<hr/>		
[15]	AUD_HPOUT_L	<<<
[14]	AUD_HPOUT_R	<<<
<hr/>		
[13]	L1NE1_VREF0	<<<
<hr/>		
[12]	IDA_RST_N	>>>
[11]	IDA_SPI0	>>>
[10]	IDA_SDOUT_CODEC	>>>
[9]	IDA_SYNC_CODEC	>>>
[8]	IDA_BITCLK_CODEC	>>>
<hr/>		
[7]	MIC2_VREF0	<<<
<hr/>		
[6]	BITCLK_CODEC_R	>>>
[5]	SDOUT_CODEC_R	>>>








1.8V power rail should be supplied by linear regulator, not switching regulator. if switch regulator is unavailable, please make sure that switch frequency operates at out-band (over 20KHz)



Layout Note:
Speaker trace
width >40mil @
2W4ohm speaker
power



Layout Note:



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio (RSVD) (Audio AMP)					
Size A4	Document Number SouthPeak15 MLK				Rev SB
Date: Friday, May 21, 2021			Sheet 28 of 106		



Main Func = Audio

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power

Speaker

<https://vinafix.com>



<Core Design>

5

4

3

2

1

D

D

C

C


B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Audio (HP/SPK/MIC Jack)					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021			Sheet 30 of 106		

5

4

3

2

1

D

D

C

C


B

B





A

A



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN (RSVD)			
Size A4	Document Number SouthPeak15 MLK		Rev SB
Date: Friday, May 21, 2021		Sheet 31 of	106

Main Func = LAN



Layout note:
30 mil spacing between MDI differential pairs.
Follow Reference Schematic 0.01uF~0.4uF



- LED0 (010): Green = Indicates Link connection established (located on left-hand side of connector)
- LED1 (011): Amber = Blinking when network activity (located on right-hand side of connector)

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **LAN (RSVD) (RJ45+Transformer)**

Size A4 Document Number **SouthPeak15 MLK** Rev **SB**

Date: Friday, May 21, 2021 Sheet 32 of 106

Date: Friday, May 21, 2021 Sheet 33 of 106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A




<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB (RSVD) (USB2.0 CONN)					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021			Sheet 34 of 106		


Main Func = USB 3.0

USB3/USB31-4/USB20-3/PowerShare




https://vinafix.com




EXT Port1 Right Side, Support Power Share



USB4/USB31-3/USB20-4



EXT Port1 Right Side, Support Power Share



Main Func = USB Charger

support power share on the USB3.0 port on the right side of platform <https://vinafix.com>

USB2.0 port3


[35] USB3_USB20_N <<<<====
 [35] USB3_USB20_P <<<<====
 [16] USB_OC0_N <<<<====

[24] USB_POWERSHARE_VBUS_EN <<<<====
 [24] USB_POWERSHARE_EN_N <<<<====

USB charger

[16] Charger_USB20_N <<<<====
 [16] Charger_USB20_P <<<<====

USB3.0 Port2



Device Control Pins				
Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH(Discharge)	0	0	0	x
CDP	1	1	1	1
SDP2(No Discharge from/to CDP)	1	1	1	0
SDP1(Discharge from/to any charging state including CDP)	1	1	0	x
	0	1	0	x
DCP_Short	1	0	0	x
DCP/Divider-1A	1	0	1	x
DCP_Auto	0	1	1	x
	0	0	1	x

Current Limit	MIN	TPY	MAX
TI	2120	2275	2430
PERICOM	2120	2275	2430
NUVOTON	2235	2400	2570

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
USB (USB Charger)

Size A4
 Document Number
SouthPeak15 MLK

Date: Friday, May 21, 2021
 Sheet 36 of 106

Rev
SB

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB (RSVD) (PCIE to USB3.0)					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021			Sheet 37 of 106		

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B


B

A

A


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB (RSVD) (USB Redriver/Hub)					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021			Sheet 38 of 106		



https://vinafix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sequence (RSVD)

Size
A4

Document Number
SouthPeak15 MLK








Rev
SB

Date: Friday, May 21, 2021








Sheet 39 of 106

Main PCB = Power Plane EN Sequence

- [42.43] ALWON >>>
- [43] 3V3V_EN <<<
- [44] 3V3V_PG >>>
- [45] 3V3V_PG <<<
- [46] ALW_PWRD3V3V <<<
- [17] PM_SLP_LAN_N >>>
- [44] A0A_EN_WOM >>>
- [45] 3V3V_WWAN_EN >>>
- [46] ALW_PWRD3V3V <<<
- [51] RUN_ON_R >>>
- [44] VCCON_EN_R >>>
- [17.24.36.48] 3V3V_SLP_SLP_N >>>
- [44] RUN_ON_R <<<
- [45] RUN_ON_R <<<
- [46] RUN_ON_R <<<
- [18] PCH_TOUCH_SCREEN_EN >>>
- [44] 3V3V_CAM_EN_N >>>
- [51] 100V_SLP_PG >>>
- [17.44] PCH_PWRD >>>
- [17.24.36] ALL_SYS_PWRD >>>
- [44] PWR_LAN_EN <<<
- [45] PWR_100V_EN <<<
- [17.1] VCCST_OVERMODE <<<
- [45] 3V3V_PG <<<
- [50] VCCON_AUX_PWRD >>>
- [44] PWR_LAN100V_PG >>>
- [50.5] CORE_VDD1_VPS >>>
- [50.5] CORE_VDD1_VPS <<<
- [51] PWR_100V_EN <<<
- [17.24.36] PM_SLP_SLP_N <<<



https://vinafix.com



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

 <div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sequence (RSVD) (DS3/S0ix)</div>		
Size <div>A4</div>	Document Number <div>SouthPeak15 MLK</div>	Rev <div>SB</div>
Date: Friday, May 21, 2021		Sheet 41 of 106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
INT IO (RSVD)					
Size	Document Number				Rev
A4	SouthPeak15 MLK				SB
Date: Friday, May 21, 2021			Sheet	42	of 106

Main Func = BATT Com



https://vinafix.com

Batt Connector

[24,44,98] PBAT_CHARGER_SMBCLK << >> _____
[24,44,98] PBAT_CHARGER_SMBDAT << >> _____
[24,44] PBAT_PRES_N << >> _____


[24,25,40] ALWON >>> _____
[24] POWER_SW_IN_N <<< >>> _____

[98] PBAT_SMBCLK1 <<< >>> _____
[98] PBAT_SMBDAT1 <<< >>> _____



Placement: Close to Batt Connector

ADVANCED STORAGE MODE




FUNCTION TABLE			
INPUTS		OUTPUTS	
CLR	Q	Q	Q
L	X	X	L
X	H	X	L(1)
X	X	L	L(1)
H	L	T	
H	L	H	
T	L	H	

Normal mode

ADVANCED STORAGE MODE Step1.

Press power button duration time improvement



Wistron Corporation
21F, 88, Sec.1, Heintai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DELL

Core Design

DC IN/BATT Conn

Size: Custom


Document Number: 106

Rev: SB


Date: Friday, May 21, 2021

Sheet: 43 of 106

OFFPAGE




Main Func = Power_System 5V/3D3V





<https://vinafix.com>

OFFPAGE-GAP



SY8388C For 5V



Main Func = CPU.CorePower

OFFPAGE

[24] VR_EN >>> PR4619 1 0R1J-GP PWR_VCORE_VR_EN
[17,40] PCH_PWROK <<< PR4617 1 0R1J-GP PWR_VCORE_VR_READY
[3,22,24] PROCHOT_CPU_N <<< PR4614 1 0R1J-GP PWR_VCCIN_VRHOT_N
[24,44] LSYS_R >>> PR4652 1 0R1J-GP PWR_VCCIN_PSYS

PWM

[47] PWR_VCCCORE_PWM1 >>>
[47] PWR_VCCCORE_PWM2 >>>
[48] PWR_VCCGT_PWM8 >>>

CS

[47] PWR_VCCCORE_CS1 >>>
[47] PWR_VCCCORE_CS2 >>>
[48] PWR_VCCGT_CS6 >>>
[47,48] PWR_VCCIN_VTEMP >>>
[47] PWR_VCCCORE_SYNC >>>
[48] PWR_VCCGT_SYNC >>>
[50] PWR_VCCIN_AUX_IMON >>>

VCCCORE SENSE

[7] VCCCORE_SENSE >>>
[7] VSSCORE_SENSE >>>


VCCGT SENSE

[8] VCCGT_SENSE >>>
[8] VSSGT_SENSE >>>

SMBUS


[24,66,96] USH_EXP_HDMI_PS_SMBCLK <<< PR4618 1 0R1J-GP PWR_VCCIN_SCL_P
[24,66] USH_EXP_HDMI_PS_SMBDAT <<< PR4633 1 0R1J-GP PWR_VCCIN_SDA_P

SVID




VCCCORE SENSE

PH/PL at EE Side.




VCCGT SENSE

PH/PL at EE Side.




CHECK EE

PULL HIGH AT EE SIDE




	U15	U28
PR4607	1.13k (64.11315.6DL)	909R (64.90905.6DL)
PU4601	074.02964.M009	074.02964.M010




https://vinafix.com


TEMP




PE




STRAP



IMONA



IMONB




<Core Design>


OFFPAGE

<https://www.inaf.ku.dk>

```
[46] PWR_VCCCORE_SYNC <<<_____
[46,48] PWR_VCCIN_VTEMP <<<_____
```



OUTPUT

[illegible]

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B




A

A



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title NCP81210MN_CPU_VCCGTUS		
Size A4	Document Number	Rev SB
Date: Friday, May 21, 2021		Sheet 49 of 106



OFFPAGE



MP2961
F_{sw}=1200kHz




VID0	VID1	VCCIN_AUX
0	0	0.00V
0	1	1.10V
1	0	1.65V
1	1	1.80V




Interleaving	VID Down	PR4909
N	Slew down	0 ohm
Y	Slew down	90k ohm
Y	Decay	150k ohm
N	Decay	>230k ohm or float


Loadline	PR4911
1m ohm	0 ohm
1.5m ohm	90k ohm
2m ohm	150k ohm
2.5m ohm	>230k ohm or float



VCCIN_AUX:
ICCMAX: 32A
TDC: 14A




ESR : 4.5 mohms
Rated Voltage (V.DC) : 2.5V



OFFPAGE





S5



S3



OFFPAGE_GAP




MAX: 300
TPE: 210

Design Current = 0.7A

$$V_{out} = 0.8 * (1 + R1/R2) = 2.52V$$

RT9059GQW for 2D5V




https://vinafix.com

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsien 1st Yiu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title			SY8310_VDDQ/VTT
Size	Document Number	SouthPeak15 MLK	
A2		Rev	SB
Date:	Friday, May 21, 2021	Sheet	51 of 106

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

Custom

Document Number


Rev

SB




Date: Friday, May 21, 2021

Sheet 52 of 106

OFFPAGE-Signal



OFFPAGE-GAP




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title				TPS51396_1D8V			
Size		Document Number				Rev	
Customer		SouthPeak15 MLK				SE	
Date: Friday, May 21, 2021				Sheet 53		of 106	

OFFPAGE

PH on EE Side





PH on EE Side



VID1 VNN OUTPUT VOLTAGE	
1	0.78 V
0	1.05 V
VID2 V1P05 OUTPUT VOLTAGE	
1	0.96 V
0	1.05 V





OFFPAGE-GAP








<Core Design>

<div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>			
Title		APW8738_ByPASS	
Size	Document Number	Rev	
A3	SouthPeak15 MLK	SB	
Date:	Friday, May 21, 2021	Sheet	54 of 106

Main Func = LCD/Touch



NOTE: EN has an internal pull down resistor to GND



<https://vinafix.com>




Main Func = IR CAM

CAM_MIC_CBL_DET_N (GPP_F14)	IR_CAM_DET_N (GPP_E15)	P_DET_N (GPP_D2)	MODULE_DET_N (GPP_H20)	USB camera detected during	Module Detection
0	1	0	0	Y	IO1 (R+HFD IR_CAM_DET_N(GPP_E15)=1)
0	0	0	0	Y	EM2A (R+HFD P_DET_N(GPP_D2)=0)
0	0	1	0	Y	IR+HFD IR_CAM_DET_N(GPP_E15)=0)
0	1	1	0	Y	RGB IR_CAM_DET_N=1, MIC_DET=1, USB camera detected)
0	1	1	0	N	Mic IR_CAM_DET_N=1, MIC_DET=1, USB camera not detected)
0	1	1	1	N	Cable (CAM_MIC_CBL_DET_N=0)
1	1	1	1	N	No cable (CAM_MIC_CBL_DET_N=1)




[16] CCD_USB20_N
[16] CCD_USB20_P
[27] DMIC_SDA_CODECC
[27] DMIC_SCL_CODECC
[18] IR_CAM_DET_N
[18] CAM_MIC_CBL_DET_N

[20,98] WA_SCL
[20,98] WA_SDA
[18] P_SENSOR_DET_1P8_N
[20] ISH_ALS_INT_RF_1P8_N
[18] SECURE_BIO

[3] ISH_P_SENSOR_INT_1P8_N
[24] IR_CAM_EN
[21] MODULE_DET_N
[24] VIDEO_MUTE









Q5603
2N7002K-2-GP-U
84.2N702.J31
2nd = 084.27002.0N31
3rd = 084.27002.0L31




<Core Design>

Main Func = HDMI



https://vinafix.com

HDMI CONNECTOR



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Display (RSVD) DP			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 58 of	106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Display (RSVD) DVI			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 59 of	106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (RSVD)(HDD)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 60 of	106







Sheet 61 of 106

<https://vinafix.com>

Title			INT IO WWAN			Rev	S
Size A2	Document Number						S
Date: Friday, May 21, 2021			Sheet 62 of		106		

Main Func = m.2 SSD

SSD



PEDET	O	Host I/F Indication: To be grounded for SATA, No Connect for PCIe	DVNC
L		SATA	
H		PCIe	

https://vinafix.com

74	1.5V	REFCLKP	75	1.5V	REFCLKP
72	1.5V	REFCLKN	73	1.5V	REFCLKN
70	1.5V	REFCLKP	71	1.5V	REFCLKP
68	SUSCLK(32KHz) (O)(0/3.3V)	PEDET (NC-PCIe/GND-SATA)	69	1.5V	REFCLKP
58	Connector Key	Connector Key	57	1.5V	REFCLKP
56	N/C	N/C	55	1.5V	REFCLKP
54	PEWAKER (U/D)(0/3.3V) or N/C	REFCLKN	53	1.5V	REFCLKP
52	CLKREQ (U/D)(0/3.3V) or N/C	REFCLKN	51	1.5V	REFCLKP
50	PERST# (O)(0/3.3V) or N/C	REFCLKN	49	1.5V	REFCLKP
48	N/C	REFCLKN	47	1.5V	REFCLKP
46	N/C	REFCLKN	45	1.5V	REFCLKP
44	N/C	REFCLKN	43	1.5V	REFCLKP
42	N/C	REFCLKN	41	1.5V	REFCLKP
40	N/C	REFCLKN	39	1.5V	REFCLKP
38	DEVSLP (O)	REFCLKN	37	1.5V	REFCLKP
36	N/C	REFCLKN	35	1.5V	REFCLKP
34	N/C	REFCLKN	33	1.5V	REFCLKP
32	N/C	REFCLKN	31	1.5V	REFCLKP
30	N/C	REFCLKN	29	1.5V	REFCLKP
28	N/C	REFCLKN	27	1.5V	REFCLKP
26	N/C	REFCLKN	25	1.5V	REFCLKP
24	N/C	REFCLKN	23	1.5V	REFCLKP
22	N/C	REFCLKN	21	1.5V	REFCLKP
20	N/C	REFCLKN	19	1.5V	REFCLKP
18	1.5V	REFCLKP	17	1.5V	REFCLKP
16	1.5V	REFCLKP	15	1.5V	REFCLKP
14	1.5V	REFCLKP	13	1.5V	REFCLKP
12	1.5V	REFCLKP	11	1.5V	REFCLKP
10	DAS/DSS# (U/D)(LED1#) (I)(0/3.3V)	REFCLKP	9	1.5V	REFCLKP
8	N/C	REFCLKP	7	1.5V	REFCLKP
6	N/C	REFCLKP	5	1.5V	REFCLKP
4	1.5V	REFCLKP	3	1.5V	REFCLKP
2	1.5V	REFCLKP	1	1.5V	REFCLKP

Core Design

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh-shan, Taipei 10421, Taiwan, R.O.C.


File: **INT IO (SSD M.2 eMMC)**

Size A2	Document Number	Rev. SB
Date: Friday, May 21, 2021	Sheet 83 of 108	


Main Func = LED/HALL/Button

https://vinafix.com


[24] BAT2_LED_N >>>
 [24] BAT1_LED_N >>>
 [24,32] LED_MASK_N >>>
 [24,68] KBC_PWRBTN_N <<<
 [92] MASK_BASE_LEDS_N_Q <<<
 [24] POWER_ON_LED_N <<<
 [24,92] FPR_DET_N >>>
 [24] M_BIST >>>
 [24,44] ACAV_IN >>>
 [17,24,39,99] RSMRST_KBC_N >>>
 [24,55,67] LID_CL_SIO_R_N >>>




Battery LED2(White LED) LOW actived from KBC GPIO




Battery LED1(Orange LED) LOW actived from KBC GPIO




POWERBT




POWER BUTTON



M-BIST



Power LED LOW actived from KBC GPIO



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **LED / Button / Power Button**









Size Custom Document Number Rev **SB**

Date: Friday, May 21, 2021 Sheet 64 of 106

Main Func = Key Board/Touch Pad

10mA

<https://vinafix.com>



<Core Design>



Title INT IO (KB/TP)

Size A4 Document Number Rev SB

Date: Friday, May 21, 2021 Sheet 65 of 106

USH

[24] CV3_ON >>>_____

[24] BCM5882 ALERT N >>>_____

[24] USH PWR STATE N<<<_____

[20] CONTACTLESS_DET_N<<<_____

[24] USH_DET_N <<<_____


[17] SC CAGE DET N <<<_____

```
[92] FP_USB20_USH_N  << >> _____
[92] FP_USB20_USH_P  << >> _____
```

[24] USH IDENTIFY <<<_____

[92] FP RESET N <<<—




[24,92] FPR SCAN INT N >>>_____



```

CV3 module
pin assignment - proposal 2
NC
NC
CV2_ON
USB2D_N from FPR
USB2D_P from FPR
GND
GND
USB2D_N to PCH
USB2D_P to PCH
GND
USH_EXPANDER_SMBCLK
USH_EXPANDER_SMBDAT
BCM5882_ALERT#
+3.3V_ALW
+3.3V_ALW
+3.3V_ALW
NC
+5V_ALW
+3.3V_RUN
+5V_RUN
USH_RST#
USH_PWR_STAB#
CONTACTLESS_DET#
GND
GND
USH_DET#

```




Sheet 66 of 106


Main Func = Sensor (Hall-Sensor)

https://vinafix.com

[24,55,64] LID_CL_SIO_R_N << >>



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Sensor (Hall-Sensor)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 67 of	106

Main Func = Debug

[19] ME_FWP_PCH >>> _____
[24] ME_FWP <<< _____

[17,22,24,39,40]	SIO_SLP_S3_N	>>>
[17,39]	SIO_SLP_S5_N	>>>
[17,39,51]	SIO_SLP_S4_N	>>>
[17]	SIO_SLP_A_N	>>>
[18,39]	RTC_RST_N	>>>
[24,64]	KBC_PWRBTN_N	>>>
[17]	SYS_RESET_N	>>>
[17,91]	SIO_SLP_S0_N	>>>
[18,24,98]	ESPI_I00	>>>
[18,24,98]	ESPI_I01	>>>
[18,24,98]	ESPI_I02	>>>
[18,24,98]	ESPI_I03	>>>
[18,24,98]	ESPI_CS_N	>>>
[18,24,39]	ESPI_RESET_N	>>>
[18,24,98]	ESPI_CLK	>>>

[24] JTAG_TDI <<<< _____
 [24] JTAG_TMS <<<< _____
 [24] JTAG_CLK <<<< _____
 [24] JTAG_TDO <<<< _____
 [24] MSCLK <<<< _____
 [24] MSDATA <<<< _____
 [24] HOST_DEBUG_TX <<<< _____

[18,24,25,91]	SPI_CLK_CPU	>>>	_____
[15,18,24,25,91]	SPI_SI_CPU	>>>	_____
[18,24,25,91]	SPI_SO_CPU	>>>	_____
[15,18,24,25,99]	SPI_WP_CPU	>>>	_____
[15,18,24,25]	SPI_HOLD_CPU	>>>	_____
[18,24,25]	SPI_CS_CPU_N0	>>>	_____
[18,24,25]	SPI_CS_CPU_N1	>>>	_____


[25] FN_SELECT >>>_____

[24] LID_CL_SIO_N >>> _____


[20] SBIOS_TX << >> _____
[20] SBIOS_RX << >> _____

[24] HOST_DEBUG_RX <<<_____


Firmware SW




ESPI DEBUG (Wistron)




ESPI DEBUG (DELL)





APS DEBTS: <https://vinafix.com>



SPI DEBUG



JTAG



INPUT	NC TO COM COM TO NC	NO TO COM COM TO NO
IN		
L	ON	OFF
H	OFF	ON

ARD R6849 is depopulated in Development and populated in shipping systems

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Debug (LPC debug)
-------	--------------------------

Size	Document Number
------	-----------------

Custom





Sheet 68 of 106

Rev
SB


Main Func = Sensor (E-compass/A+Gyro/SAR)

https://vinafix.com

[20] GSEN_INT1 <<<
[20,70,98] CPU_I2C_SCL_SENSOR <<<
[20,70,98] CPU_I2C_SDA_SENSOR <<<



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sensor (GYROSCOPE/PRESSUE/ALS)

Size

A4

Document Number

Rev

SB


Date: Friday, May 21, 2021

Sheet 69 of 106


Main Func = G-sensor

https://vinafix.com

[20,69,98] CPU_I2C_SDA_SENSOR
[20,69,98] CPU_I2C_SCL_SENSOR
[20] LNG2DMTR_INT1








<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Sensor (G-sensor)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 70 of	106

Main Func = TypeC

<https://vinafix.com>



EXT IO (Thunderbolt(2/3)/Type C CC Logic)

Size	Document Number
------	-----------------





A2

Date: Friday, May 21, 2021

Rev





SE

106




Main Func = TypeC


SW1: BOARD_POWER >>>
SW2: BOARD_POWER >>>
SW3: BOARD_POWER >>>
SW4: BOARD_POWER >>>
SW5: BOARD_POWER >>>
SW6: BOARD_POWER >>>



TYPE-C 1



TYPE-C 2



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B


A





A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (RSVD)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 75 of	106

<https://vinafix.com>





Main Func = GPU	
100	GPU_VDD1
101	GPU_VDD2
102	GPU_VDD3
103	GPU_VDD4
104	GPU_VDD5
105	GPU_VDD6
106	GPU_VDD7
107	GPU_VDD8
108	GPU_VDD9
109	GPU_VDD10
110	GPU_VDD11
111	GPU_VDD12
112	GPU_VDD13
113	GPU_VDD14
114	GPU_VDD15
115	GPU_VDD16
116	GPU_VDD17
117	GPU_VDD18
118	GPU_VDD19
119	GPU_VDD20
120	GPU_VDD21
121	GPU_VDD22
122	GPU_VDD23
123	GPU_VDD24
124	GPU_VDD25
125	GPU_VDD26
126	GPU_VDD27
127	GPU_VDD28
128	GPU_VDD29
129	GPU_VDD30
130	GPU_VDD31
131	GPU_VDD32
132	GPU_VDD33
133	GPU_VDD34
134	GPU_VDD35
135	GPU_VDD36
136	GPU_VDD37
137	GPU_VDD38
138	GPU_VDD39
139	GPU_VDD40
140	GPU_VDD41
141	GPU_VDD42
142	GPU_VDD43
143	GPU_VDD44
144	GPU_VDD45
145	GPU_VDD46
146	GPU_VDD47
147	GPU_VDD48
148	GPU_VDD49
149	GPU_VDD50
150	GPU_VDD51
151	GPU_VDD52
152	GPU_VDD53
153	GPU_VDD54
154	GPU_VDD55
155	GPU_VDD56
156	GPU_VDD57
157	GPU_VDD58
158	GPU_VDD59
159	GPU_VDD60
160	GPU_VDD61
161	GPU_VDD62
162	GPU_VDD63
163	GPU_VDD64
164	GPU_VDD65
165	GPU_VDD66
166	GPU_VDD67
167	GPU_VDD68
168	GPU_VDD69
169	GPU_VDD70
170	GPU_VDD71
171	GPU_VDD72
172	GPU_VDD73
173	GPU_VDD74
174	GPU_VDD75
175	GPU_VDD76
176	GPU_VDD77
177	GPU_VDD78
178	GPU_VDD79
179	GPU_VDD80
180	GPU_VDD81
181	GPU_VDD82
182	GPU_VDD83
183	GPU_VDD84
184	GPU_VDD85
185	GPU_VDD86
186	GPU_VDD87
187	GPU_VDD88
188	GPU_VDD89
189	GPU_VDD90
190	GPU_VDD91
191	GPU_VDD92
192	GPU_VDD93
193	GPU_VDD94
194	GPU_VDD95
195	GPU_VDD96
196	GPU_VDD97
197	GPU_VDD98
198	GPU_VDD99
199	GPU_VDD100




Table 5. QN20-S5 and QN18-S5 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/G	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status	Supported GPU Migration
16 Gb	2Chx512Mx16	1.35V 1.25V 1.2V ¹	Samsung	K4ZAF3258M-HC14	M-die	0x9	16 Gbps	2020	Full	Production candidate	ES or later
			Micron	MT61K512M3DKPA-14C	C-die	0x7	16 Gbps	N/A	Full	Production candidate	TBD
			Hynix	TBD	TBD	0x8	16 Gbps	N/A	Full	Production candidate	TBD
8 Gb	2Chx256Mx16	1.35V 1.25V 1.2V ¹	Samsung	K4Z803258C-HC14	C-die	0x0	16 Gbps	2021	Full	Production candidate	ES or later
			Hynix	H56CBH24LR-5220	A-die	0x2	16 Gbps	N/A	Full	Production candidate	Q5 or later
			Hynix	H56032C54D7005	C-die	0x5	16 Gbps	N/A	Full	Production candidate	PS or later

Notes:
¹ Refer to QN20-S and QN18-S Surface GPU Product Spec for memory voltages and clocks.
 For QN20-S5 and QN18-S5, the maximum allowable memory case temperature is 95 °C.

Table 9. QN20-M2 and QN20-M1-R GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/G	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status	Supported GPU Migration
16 Gb	2Chx512Mx16	1.35V 1.25V 1.2V ¹	Samsung	K4ZAF3258M-HC14	M-die	0x9	16 Gbps	2020	Full	Production candidate	ES or later
			Hynix	TBD	TBD	0x8	16 Gbps	N/A	Full	Production candidate	TBD
8 Gb	2Chx256Mx16	1.35V 1.25V 1.2V ¹	Samsung	K4Z803258C-HC14	C-die	0x0	16 Gbps	2021	Full	Production candidate	ES or later
			Hynix	H56032C54D7005	C-die	0x5	16 Gbps	N/A	Full	Production candidate	PS or later


Notes:
¹ Refer to QN20-M GPU Product Spec and QN20-M Refresh GPU Product Spec for memory voltages and clocks.
 For QN20-M2 and QN20-M1-R, the maximum allowable memory case temperature is 95 °C.




Table 9.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins See Note			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

Table 3. GB3-64 and GB3B-64 Ternary Straps

Strap Pin	GB3-64	GB3B-64
ROM_SI	Set (ROM_S0, ROM_SI, ROM_CLK) to (L, M, L) to enable FS_OVERT*	Set (ROM_S0, ROM_SI, ROM_CLK) to (L, L, L) to enable FS_OVERT
ROM_S0	• ROM_SI and ROM_CLK: 100 kΩ	• ROM_SI and ROM_CLK: 100 kΩ
ROM_CLK	• ROM_S0: 10 kΩ	• ROM_S0: 10 kΩ






<https://vinafix.com>




<https://vinafix.com>

GDDR6 DRAMs include an integrated VREFC (VREF for CMD and ADDR). Figure illustrates use of the integrated VREFC for x16 mode GDDR6 DRAMs. Refer to the reference schematics for final component values.

Figure 8.8 Use of Integrated VREFC for $\times 16$ Mod


FOR VRAM1

PLACE 0201 1uF UNDER MEMORY AS MUCH AS POSSIBLE



FOR VRAM2

PLACE 0201 1uF UNDER MEMORY AS MUCH AS POSSIBLE



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VGA Power A					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021		Sheet 83		of 106	

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B





B

A

A

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VGA Power B					
Size A4		Document Number SouthPeak15 MLK			Rev SB
Date: Friday, May 21, 2021		Sheet 84		of 106	




Public Address	Routing Path (P)	R_{max} (SD) (%)	R_{max} (SD) (%)
270	0	0	0
271	0.037	3.32	0.003
272	0.107	3.32	0.003
273	0.080	3.32	0.003
274	0.110	3.32	0.028
290	0.196	3.32	0.916
291	0.205	3.32	0.043
275	0.268	3.32	0.576
292	0.243	3.32	0.703
293	0.430	3.32	1.48
104	0.540	3.32	1.78
294	0.875	3.32	2
207	0.944	3.32	2.94
203a	1.048	3.32	4.44
201	1.207	3.32	8.86
202	1.404	3.32	14.86


PWM Pin Specification	Config
V _{min}	V
V _{max}	1.9
V _{boot}	V
Voltage Step V _{step}	mV
Number of Voltage Levels N	level
PWM Frequency F _{PWM}	MHz
PWM Minimum Pulse Width T _{min}	ns
PWM Transient Time T _{tr}	ns
Component Value	
R1 (r1)	Ω
R2 (r2)	Ω
R3 (r3)	Ω
R4 (r4)	Ω
R5 (r5)	Ω
R6 (r6)	Ω
R7 (r7)	Ω
R8 (r8)	Ω
R9 (r9)	Ω
R10 (r10)	Ω
R11 (r11)	Ω
R12 (r12)	Ω
R13 (r13)	Ω
R14 (r14)	Ω
R15 (r15)	Ω
R16 (r16)	Ω
R17 (r17)	Ω
R18 (r18)	Ω
R19 (r19)	Ω
R20 (r20)	Ω
R21 (r21)	Ω
R22 (r22)	Ω
R23 (r23)	Ω
R24 (r24)	Ω
R25 (r25)	Ω
R26 (r26)	Ω
R27 (r27)	Ω
R28 (r28)	Ω
R29 (r29)	Ω
R30 (r30)	Ω
R31 (r31)	Ω
R32 (r32)	Ω
R33 (r33)	Ω
R34 (r34)	Ω
R35 (r35)	Ω
R36 (r36)	Ω
R37 (r37)	Ω
R38 (r38)	Ω
R39 (r39)	Ω
R40 (r40)	Ω
R41 (r41)	Ω
R42 (r42)	Ω
R43 (r43)	Ω
R44 (r44)	Ω
R45 (r45)	Ω
R46 (r46)	Ω
R47 (r47)	Ω
R48 (r48)	Ω
R49 (r49)	Ω
R50 (r50)	Ω
R51 (r51)	Ω
R52 (r52)	Ω
R53 (r53)	Ω
R54 (r54)	Ω
R55 (r55)	Ω
R56 (r56)	Ω
R57 (r57)	Ω
R58 (r58)	Ω
R59 (r59)	Ω
R60 (r60)	Ω
R61 (r61)	Ω
R62 (r62)	Ω
R63 (r63)	Ω
R64 (r64)	Ω
R65 (r65)	Ω
R66 (r66)	Ω
R67 (r67)	Ω
R68 (r68)	Ω
R69 (r69)	Ω
R70 (r70)	Ω
R71 (r71)	Ω
R72 (r72)	Ω
R73 (r73)	Ω
R74 (r74)	Ω
R75 (r75)	Ω
R76 (r76)	Ω
R77 (r77)	Ω
R78 (r78)	Ω
R79 (r79)	Ω
R80 (r80)	Ω
R81 (r81)	Ω
R82 (r82)	Ω
R83 (r83)	Ω
R84 (r84)	Ω
R85 (r85)	Ω
R86 (r86)	Ω
R87 (r87)	Ω
R88 (r88)	Ω
R89 (r89)	Ω
R90 (r90)	Ω
R91 (r91)	Ω
R92 (r92)	Ω
R93 (r93)	Ω
R94 (r94)	Ω
R95 (r95)	Ω
R96 (r96)	Ω
R97 (r97)	Ω
R98 (r98)	Ω
R99 (r99)	Ω
R100 (r100)	Ω
R101 (r101)	Ω
R102 (r102)	Ω
R103 (r103)	Ω
R104 (r104)	Ω
R105 (r105)	Ω
R106 (r106)	Ω
R107 (r107)	Ω
R108 (r108)	Ω
R109 (r109)	Ω
R110 (r110)	Ω
R111 (r111)	Ω
R112 (r112)	Ω
R113 (r113)	Ω
R114 (r114)	Ω
R115 (r115)	Ω
R116 (r116)	Ω
R117 (r117)	Ω
R118 (r118)	Ω
R119 (r119)	Ω
R120 (r120)	Ω
R121 (r121)	Ω
R122 (r122)	Ω
R123 (r123)	Ω
R124 (r124)	Ω
R125 (r125)	Ω
R126 (r126)	Ω
R127 (r127)	Ω
R128 (r128)	Ω
R129 (r129)	Ω
R130 (r130)	Ω
R131 (r131)	Ω
R132 (r132)	Ω
R133 (r133)	Ω
R134 (r134)	Ω
R135 (r135)	Ω
R136 (r136)	Ω
R137 (r137)	Ω
R138 (r138)	Ω
R139 (r139)	Ω
R140 (r140)	Ω
R141 (r141)	Ω
R142 (r142)	Ω
R143 (r143)	Ω
R144 (r144)	Ω
R145 (r145)	Ω
R146 (r146)	Ω
R147 (r147)	Ω
R148 (r148)	Ω
R149 (r149)	Ω
R150 (r150)	Ω
R151 (r151)	Ω
R152 (r152)	Ω
R153 (r153)	Ω
R154 (r154)	Ω
R155 (r155)	Ω
R156 (r156)	Ω
R157 (r157)	Ω
R158 (r158)	Ω
R159 (r159)	Ω
R160 (r160)	Ω
R161 (r161)	Ω
R162 (r162)	Ω
R163 (r	

PWM-VID Specification		
	Unit	Config
Number of Voltage Levels N	level	160
PWM Frequency F _{pw}	kHz	875
PWM Minimum Pulse Width T _{pw}	ns	9.26
VID Transient Time T	us	<100
Component Value		
R1 (1%)	Ω	6.19
R2 (1%)	Ω	20.5
R3 (1%)	Ω	4.32
R4 (1%)	Ω	16.5
R5 (1%)	Ω	0.299
C	nF	6.2

Table 7.8 PWM-VID Spec and Component Values



<https://vinafix.com>



5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B





A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS (RSVD)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 88 of	106

Main Func = EMC/ RF



Layout need

https://vinafix.com

Check HS8/HS9 only for U15 or U28

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A













<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (RSVD) (NFC)			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 90 of	106

Main Func = TPM

https://vinafix.com

[3] TPM_PIRQ_N
[17,68] SIO_SLP_S0_N
[17,33,61,62,63,76,97,99] PCH_PLTRST_RIGHT_N
[18,24,25,68] SPI_CLK_CPU
[15,18,24,25,68] SPI_SI_CPU
[18,24,25,68] SPI_SO_CPU
[18] SPI_CS_CPU_N2
[17,39] CPU_C10_GATE_N



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

INT IO (TPM)

Size

A4

Document Number

Rev



SB

Date: Friday, May 21, 2021





Sheet 91 of 106

Main Func = Finger Printer

<https://vinafix.com>



Try to co-lay Do NOT change to short pad



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	INT IO (Finger Printer)
-------	--------------------------------

Size	Document Number
------	-----------------

Rev

Date: Friday, May 21, 2021

Sheet 92 of 106

106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C

B

B

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EXT IO (RSVD) (Express Card/PCIE slot)

Size A4	Document Number	Rev <i>SB</i>
------------	-----------------	-------------------------

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

 <div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title EXT IO (RSVD) (Smart Card/COM/PS2)		
Size A4	Document Number	Rev SB
Date: Friday, May 21, 2021		Sheet 94 of 106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A







































<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title EXT IO (RSVD) (Docking/LPT)		
Size A4	Document Number	Rev SB
Date: Friday, May 21, 2021		Sheet 95 of 106



LAN

[3,76,91,99]	PCH_PLTRST_RIGHT_N	>>>
[17]	LAN_WAKE_N	<<<
[17]	PM_LANPHY_EN	>>>
[18,71,98]	SML0_SMBCLK	<<<
[18,71,98]	SML0_SMBDATA	<<<
[32]	LAN_0_GREEN_LINK_N	<<<
[32]	LAN_1_AMBER_ACT_N	<<<
[24]	LOM_CABLE_DETECT_N	<<<
[32]	LAN_MDI0_P	>>>
[32]	LAN_MDI0_N	>>>
[32]	LAN_MDI1_P	>>>
[32]	LAN_MDI1_N	>>>
[32]	LAN_MDI2_P	>>>
[32]	LAN_MDI2_N	>>>
[32]	LAN_MDI3_P	>>>
[32]	LAN_MDI3_N	>>>
[18]	LAN_CLK_CPU_N	<<<
[18]	LAN_CLK_CPU_P	<<<
[18]	CLKREQ_PCIE6_N	>>>
[98]	CPU_SMB_SCL_LAN	<<<
[98]	CPU_SMB_SDA_LAN	<<<

Sheet 97 of 106



<https://vinafix.com>



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Debug (XDP debug)

SouthPeak15 MLK

Rev
SB

Sheet 99 of 106

Table of Content

<https://vinafix.com>

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
 For the value, it can be read by the number before R. (R means resistor)
 For the tolerance, it can be read from the last letter.
 For the rating, we don't show on the symbol name.
 For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
 Capacitor type + value + rating + size + tolerance + material
 SCD1U10V2MX-1
 SC=> SMT Ceramic, TC=> POS cap or SP cap
 D1U => 0.1uF
 10V => the voltage rating is 10V
 2=> 0402, 3=>0603, 5=>0805
 M=>tolerance M, K, Z
 X=> X7R/X5R, Y=> Y5V
 -1 => symbol version, nonsense to EE characteristic

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size
A4

Document Number

Rev
SB


Date: Friday, May 21, 2021

Sheet 100 of 106

Change notes –

[illegible]




<https://vinafix.com>


 <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>		
<div> Change History </div>		
<div> Size A2 </div>	<div> Document Number _____ </div>	<div> Rev SB </div>
<div> Date: Thursday, June 03, 2021 </div>		<div> Sheet 101 of 108 </div>

G3 to S5 Sequence




<https://vinafix.com>






SMBus Block Diagram




I2C Block Diagram




<https://vinafix.com>

Thermal Block Diagram



Audio Block Diagram



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **THERMAL/AUDIO BLOCK DIAGRAM**

Size A4 Document Number Rev **SB**

Date: Friday, May 21, 2021 Sheet 105 of 106

5

4

3

2

1

<https://vinafix.com>

D

D

C

C


B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CLK Block			
Size A4	Document Number		Rev SB
Date: Friday, May 21, 2021		Sheet 106 of	106

5

4

3

2

1